

Cofc

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Reithenger, *et al.* Docket No.: 00P7685US  
Serial No.: 09/596,129 Patent No.: 6,815,803 B1  
Filed: June 16, 2000 Issued: November 9, 2004  
For: Multiple Chip Semiconductor Arrangement Having Electrical Components  
In Separating Regions

Certificate of Mailing via First Class Mail

Certificate  
NOV 30 2004  
of Correction

Date of Deposit: November 18, 2004

I hereby certify that the below listed correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Certificate of Correction Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Certificate of Mailing via First Class Mail (1 page)  
Request for Issuance of Certificate of Correction (1 page)  
Certificate of Correction (1 original and 1 copy)  
Return Postcard

Respectfully submitted,

*Kristy Engeldahl*

Kristy Engeldahl  
Legal Assistant

Slater & Matsil, L.L.P.  
17950 Preston Rd., Suite 1000  
Dallas, TX 75252  
Tel: 972-732-1001  
Fax: 972-732-9218

DEC 03 2004

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,815,803 B1

DATED : November 9, 2004

INVENTOR(S) : Reithinger, *et al.*

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In Col. 5, line 30, delete "e" and insert --electrical conductors 52 being--.

In Col. 5, line 45, between "by" and "spanning", insert --the--.

MAILING ADDRESS OF SENDER:

Slater & Matsil, L.L.P.  
17950 Preston Rd.  
Suite 1000  
Dallas, TX 75252

PATENT NO: 6,815,803 B1

No. of additional copies 0



Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comment on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

DEC 03 2004

# COPY

PTO/SB/44 (02-01)

Approved for use through 01/31/2004. OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,815,803 B1

DATED : November 9, 2004

INVENTOR(S) : Reithinger, *et al.*

It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In Col. 5, line 30, delete "e" and insert --electrical conductors 52 being--.

In Col. 5, line 45, between "by" and "spanning", insert --the--.

## MAILING ADDRESS OF SENDER:

Slater &amp; Matsil, L.L.P.

17950 Preston Rd.

Suite 1000

Dallas, TX 75252

PATENT NO: 6,815,803 B1

No. of additional copies 0



Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comment on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

DEC 03 2004



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Retihenger, *et al.* Docket No.: 00P7685US  
Serial No.: 09/596,129 Patent No.: 6,815,803 B1  
Filed: June 16, 2000 Issued: November 9, 2004  
For: Multiple Chip Semiconductor Arrangement Having Electrical Components  
In Separating Regions

**Request for Issuance of Certificate of Correction**  
**Pursuant to 35 U.S.C. § 254 and 37 C.F.R. § 1.322**

Certificate of Correction Branch  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Upon review of the above-identified issued patent, Patentee notes errors in the specification that should be corrected as shown on the attached Certificate of Correction.

The mistakes noted on the attached Certificate of Correction were incurred through the fault of the Patent and Trademark Office. Accordingly, no fee is required.

Patentee respectfully solicits the issuance of the requested Certificate of Correction.

Respectfully submitted,

Ira S. Matsil  
Reg. No. 35,272

Slater & Matsil, L.L.P.  
17950 Preston Rd., Suite 1000  
Dallas, TX 75252  
Tel: 972-732-1001  
Fax: 972-732-9218

DEC 03 2004